



### Advanced Electronics Technologies: Challenges for Radiation Effects Testing, Modeling, and Mitigation

Kenneth A. LaBel ken.label@nasa.gov

Co-Manager, NASA Electronic Parts and Packaging (NEPP) Program

Lewis M. Cohn Lewis.Cohn@dtra.mil

**Defense Threat Reduction Agency (DTRA)** 



### Outline




- Emerging Electronics Technologies
  - Changes in the commercial semiconductor world
- Radiation Effects Sources
  - A sample test constraint
- Challenges to Radiation Testing and Modeling
  - IC Attributes Radiation Effects Implications
  - Fault Isolation
  - Scaled Geometry
  - Speed
  - Modeling Shortfalls
  - Knowledge Status
- Summary
- Recommendations


#### Notes:


1.The emphasis of this presentation is digital technologies and SEE.2. A discussion of mitigation implications is included in the notes.


RADECS Short Course 2005, Cap d'Agde, FR - Sep 19, 2005


2












Attributes	SEU	MBU	SET	SEFI	SEGR	TID
Intelligence	++	++	+	++	-	-
Flexibility	++	++	-	+++	-	+
Complexity	+++	-	+	-	+	++
Integration Density	+	+++	-	-	-	-
Hidden Circuit Features	+	-	-	+++	-	-
Construction	++	++	++	++	++	++
Power	+	+	++	-	-	-
Speed	-	-	+++	-	-	-



# Total Ionizing Dose – Summary trends



- Deep sub-micron (<0.25um) CMOS basic structures have shown increasing tolerance to TID (thinner oxides)
  - >100 krad(Si)
- · However,
  - Complex structures and those that require higher voltage fields such as charge pumps in flash memories or FPGAs may be MUCH more TID sensitive
  - Bipolar devices do not scale as easily and are susceptible to enhanced low dose rate sensitivity (ELDRS)
    - Failure at << 100 krad(Si) at low space dose rates
    - Scaled CMOS devices observing ELDRS-like effect (Wiczak, 2005)



Sample Bulk CMOS 0.18um Technology Demonstrating ~ 100 krads(Si) Tolerance Poivey 2005

9

RADECS Short Course 2005, Cap d'Agde, FR – Sep 19, 2005



### **Typical Ground Sources for Space Radiation Effects Testing**



- Issue: TID
  - Co-60 (gamma), X-rays, ← Proton
- Issue: Displacement Damage
  - Proton, neutron, electron (solar cells)
- SEE (GCR)
  - Heavy ions, Cf
- SEE (Protons)
  - Protons (E>10 MeV)
- SEE (atmospheric)
  - Neutrons, protons

TID is typically a local source with nearby ATE.
All others require travel and shipping

- A constraint for how testing is done.



Wide Field Camera 3 E2V 2k x 4k n-CCD in front of Proton Beam at UCDavis

RADECS Short Course 2005, Cap d'Agde, FR - Sep 19, 2005

10




## Radiation Test Challenge – Fault Isolation



- Issue: understanding what within the device is causing fault or failure.
  - Identification of a sensitive node.
- Technology complications
  - "Unknown" and increased control circuitry (hidden registers, state machines, etc..)
    - Monitoring of external events such as an interrupt to a processor limits understanding of what may have caused the interrupt
      - Example: DRAM
        - » Hits in control areas can cause changes to mode of operation, blocks of errors, changes to refresh, etc...
      - Not all areas in a device are testable

RADECS Short Course 2005, Cap d'Agde, FR - Sep 19, 2005



**Power4 Processor Architecture** 

DTRA Fault Isolation –(2) **Example: SRAM-based** reprogrammable FPGAmeasuring sensitivity of user-Virtex-4 LX Virtex-4 SX defined circuit SEE in configuration area corrupts user circuitry function Can cause halt, continuous misoperation, increased power consumption (bus conflicts), etc. Often the sensitivity of the DSP Domain Highest DSP Performance Logic Domain configuration latches overwhelm user circuitry sensitivity Must have correct configuration Complex new FPGA architectures include to measure user circuit hard-cores: processing, high-speed I/O, DSPs, programmable logic, and configuration latches performance Increased number of control structures in a device drives an increasing rate of single event functional interrupts (SEFIs) RADECS Short Course 2005, Cap d'Agde, FR - Sep 19, 2005

hip Area	SEE Issue	Possible SEU Mitigation		
onfig. Memory	Single and multiple bit errors corrupting circuit operation, causing bus conflicts (current creep), etc	Scrubbing     Partial reconfiguration		
Config. Controller	Improper device configuration can occur if hit during configuration/reconfiguration	Partitioned design     Multiple chip voting (Redundancy by using multiple devices)		
CLB	Logic hits and propagated upsets caused by transients	Triple modular redundancy (TMR)     Acceptable error rates		
BRAM	Memory upsets in user area	TMR Error Detection and Correction (EDAC) scrubbing		
Half-latches	Sensitive structure used in configuration/routing	Removal of half-latches from design		
POR	SEUs on POR can cause inadvertent reboot of device	Multiple chip voting (Redundancy by using multiple devices)		
IOB	SEUs can cause false outputs to other devices or inputs to logic	Leverage Immune Config. Memory cell     Evaluate input SET propagation		
DCM	Can cause clock errors that spread across clock cycles	TMR Temporal TMR		
DSP	Hard IP that is unhardened that can cause single event functional interrupts (SEFIs) or data errors	-TMR -Temporal TMR		
MGT	Gigabit transceivers. Hits in logic can cause bursts or SEFIs. O/w bit errors in data stream	• TMR • Protocol re-writes		
PPC	Hard IP that is unhardened. SEFIs are prime concern	TMR or software task redundancy		
SEL	Higher current condition that is potentially damaging	No mitigation other than substrate addition (epi).     Circumvention techniques possible		




## Fault Isolation –(3)

- Macrobeam structure: implies probabilistic chance of hitting a
  - If test is run for SEE, typical heavy ion test run is to 1x 10<sup>7</sup> particles/cm<sup>2</sup>.
    - Ex., SDRAM 512 Mb (5x108 bits plus control areas)
      - If all memory cells are the same, no issue. BUT if there are weak cells how do you ensure identifying them?
      - Control logic may be a very small area of the chip. If you fly 1000 devices, area is no longer "small"
  - Difficult to evaluate clock edge sensitivity of a node
- · Die access (required for most single event testing)
  - Typical heavy ion single event macrobeam simulators have limited energy range
    - Implies limited penetration through packaged device
    - · Access to die typically required

single node that may be sensitive


- Overlayers, metalization, etc must be taken into account




Facility	lon (Energy)	LET (Si)	Range in Si (µm)	Peak LET
NSCL	Xe (3.2 GeV)	40	272	69
TAMU	Ar (2 GeV)	5.9	390	18

Table assumes ion traverses 1.5 mm plastic; LET given in MeV-cm<sup>2</sup>/mg

ADECS Short Course 2005, Cap d'Agde, FR - Sep 19, 2005








### **Geometry Implications (2)**



- · Multiple node hits (cont'd)
  - Ex., memory array
    - A single particle strike can spread charge to multiple cells. If the cells are logically as well as physically located
      - Standard memory scrub techniques such as Hamming Code can be defeated
    - This is not new, simply exacerbated by scaling.
       Traditional SEU modeling considers particle strikes directly on a transistor
  - Charge spreading for strikes near but not on the transistor can generate errors
    - Measured error cross-sections may exceed physical cross-sections
  - Albeit actual individual targets are smaller for a single particle
    - More targets and the spread of non-target hits implied potentially increased error rates per device
  - The role of particle directionality and of secondaries requires future use of physics-based particle interaction codes coupled with circuit tools.
    - GEANT4, MCNPX, etc. are the type of codes required
      - Efforts begun to turn these into tools and not just science codes



Charge spreading from a single particle in an active pixel sensor (APS) array impacts multiple pixels

RADECS Short Course 2005, Cap d'Agde, FR - Sep 19, 2005


-10



### **Geometry Implications (3)**



- High-aspect ratio electronics
  - For "standard" devices, the direction of the secondary particles produced from a proton (or neutron) are considered omnidirectional
  - However, for electronics where there is a high-aspect ratio (very thin with long structure), this is not the case
    - The forward spallation of particles when the proton enters the device along the long structure increases the potential error measurement cross-section
    - Test methods and error rate predictions need to consider this





Effects of protons in SOI with varied angular direction of the particle;


Blue line represents expected response with "standard" CMOS devices.


RADECS Short Course 2005, Cap d'Agde, FR - Sep 19, 2005


18























Radiation Status for Advanced Electronics					
Radiation Response	Guideline Document	Test Method	Data Base	Modeling & Simulation	
SEU/MBU	Yes	Yes	Yes	~ mature	
SET	No	No	No	No	
SEL	Yes	Yes	Yes	No	
SEGR	No	No	No	No	
SEFI	No	No	No	No	
ΓID	Yes	Yes	Yes	Yes	
Displacement Damage	Yes	Yes	No	No	



### **Summary and Comments**



- We have presented a brief overview of SOME of the radiation challenges facing emerging scaled digital technologies
  - Implications on using consumer grade electronics
  - Implications for next generation hardening schemes
- **Comments** 
  - Commercial semiconductor manufacturers are recognizing some of these issues as issues for terrestrial performance
    - · Looking at means of dealing with soft errors
  - The thinned oxide has indicated improved TID tolerance of commercial products
    - · Hardened by "serendipity"
      - Does not guarantee hardness or say if the trend will continue
    - · Reliability implications of thinned oxides

RADECS Short Course 2005, Cap d'Agde, FR - Sep 19, 2005



**Next Generation SOI:** Weak or no body ties will not solve SEU problems



### The Top Five Research/Development **Areas Required for Radiation Test and Modeling – Author's Opinions**



- 5 Understanding extreme value statistics as it applies to radiation particle impacts
- 4 System Risk Tools
- 3 High-Energy SEU Microbeam and TPA Laser
- 2 Portable High-Speed Device Testers
- 1a Physics Based Modeling Tool
- 1b Development of substrate engineering processing methods to decrease charge generation and enhance recombination

RADECS Short Course 2005, Cap d'Agde, FR - Sep 19, 2005